

ESD


FPPA2000 ESD Protection developed along Intersil guidelines
Goal is 1500V HBM, satisfying **zap** between *any* two pads

Design kit incorporates special protection diodes
Transient clamps have been added


Analog inputs have additional protection in order to avoid
breakdown or excessive current



Power Connections - Chip and Circuit Card



ESD Configuration




ESD Detail (I.)

All pins have ESD diodes to V+ and V- **except** for the two sensitive inputs

VCC_PA is ESD diode clamped to VCC
VEE_PA is ESD diode clamped to VEE

VCC_O is ESD diode clamped to VCC_D
VEE_O is ESD diode clamped to VEE_O


- 1 Normal I/O pin
- 2 Sensitive Input - special protection



Photodetector (External to chip)



ESD Detail (II.) Voltage Limits



	Zap 1 ↔ 2	Zap 1 ↔ 3	Zap 1 ↔ 8
1	5 + V _D	5 + V _D	5 + V _D
2	6 - V _D	0	0
3	0	8 - V _D	0
4	0	0	0
5	7 + V _D	7 + V _D	7 + V _D
6	8 - V _D	8 + V _D	8 + V _D
7	8 + V _C	8 + V _C	8 + V _C
8	-V _C /2	-(V _C + V _D)/2	-(V _C + 2V _D)/2

Voltages at nodes during **ZAP!**

Seems ok.

V_D is one diode drop


V_C is the voltage across the supply clamp



Goal: avoid coupling noise (esp. V_{CC}/V_{EE}) into preamp input

- ② diodes to $V+$
- ② diodes to $V-$

Preamp Input - ESD




Sensitive Differential Pair Input

Photodetector leakage current measurement


Want error ≤ 20 nA.

Concern is radiation-induced leakage current in ESD diodes
(but tests indicate that this actually works fine →)



Irradiation Results


FPPA2000 irradiation at LBL 88" cyclotron
Sensitivity of circuit ~ 0.5 nA/LHC_year (i.e. no problem)



ESD Diode Rules

2kV HBM



100 pF
IC = 2kV





$$V_{PEAK} = 12\text{Volts}/N$$

for N diodes in parallel

To limit to 3V, use at least 4 diodes



Supply Clamps



Transient clamps from V_{CC} to V_{EE} (analog and digital)
No diode clamp between analog and digital V_{CC} (Power supply startup)
(zaps between V_{CC} pins clamped via V_{EE} diodes and one transient clamp)
Analog V_{EE} (-2V) diode clamped to Digital V_{EE} (0V)
EPI tie pad diode clamped to (digital) 0V