

Update on energy summation algorithms

- Overview
- Testbench
- InputFPGA
 - Real-time data path
 - DAQ read-out path
 - Control path
- Jet-/EnergySum FPGA
 - Real-time data path
 - DAQ read-out path
 - Control path
- Outlook

Overview


Target technology:

- InputFPGA: Xilinx Spartan 2 (XC2S 150 –5 FG 456 C)
- Jet/Energy-Sum Processor: Xilinx Virtex E (XCV 600E –7 FG 680 C)
(will change due to the need for more logic resources to host both jet and summation algorithms)

Software:

- Design entry: Renoir 2000.2
 - Synthesis: Leonardo 2000.1a2
 - Simulation: ModelSim 5.4d
 - Place & Route: Xilinx Foundation 3.2i
- 
- Mentor Graphics FPGA Advantage


Testbench



Testbench strategy:

- Use testbench with one VHDL-model (UUT is instantiated, stimuli generation and response control are both part of the testbench)
- Testbench is mainly used for simulation (RTL, Gate-level with/without timing) of real-time data path and DAQ read-out path
- Random number generator is used to provide test words for input data
- Testvectors can be interfaced to testbench as ASCII files

Input FPGA



Status of InputFPGA

Real-time data path:

- ϕ summation is done in main processor in order to handle **FCAL data** correctly (see Uli's talk)
- Timing simulation of routed design with testbench shows:
 - algorithm is working **up to 50 MHz** with chosen device
 - latency is **4 BCs** (see Uli's talk for latency issues of JEP)
 - number of slices: **6 %**
- Synchronisation is most likely to be adapted from Serialiser FPGA

DAQ read-out path:


- DAQ read-out path has been implemented and tested in gate simulation:
 - latency buffer is implemented using shift registers
 - derandomizer buffer is implemented using Dual-Port Block SelectRAM Memory (used BlockRAM: **50 %**)
 - algorithm is working up to **104 MHz**
 - number of slices: **11 %**

Control path:

- Provisional memory map has been developed similar to CPM
- Playback + Spy Memory? (depends on available logic resources)

Jet-/EnergySum FPGA

**NEW: only one FPGA for
jet & summation algorithms!**



Not shown: DAQ, Read-out & Control

Status of Jet-/EnergySum FPGA

Real-time data path:

- RTL simulation of E_t algorithm has been carried out
- Gate-level simulation of E_x, E_y algorithm has been carried out
- *Preliminary* design summary after place and route:

- Device utilization summary:

| | | |
|-----------------------------|------------------|-----|
| Number of External GCLKIOBs | 1 out of 4 | 25% |
| Number of External IOBs | 197 out of 512 | 38% |
| Number of SLICEs | 1511 out of 6912 | 21% |
| Number of DLLs | 1 out of 8 | 12% |
| Number of GCLKs | 2 out of 4 | 50% |

- Design statistics:

- Minimum period: 24.395ns (Maximum frequency: 40.992MHz)

→ algorithm is working **up to 41 MHz** with chosen device
(see Uli's talk for latency issues of JEP)

DAQ read-out path:

- DAQ read-out path will be adapted from InputFPGA

Outlook

To be done:

InputFPGA:

- Implementation of FCAL data handling
- Timing simulation of DAQ read-out path
- Control path

Jet-/EnergySum processor:

- Implementation of FCAL data handling (→ additional latency)
- Timing simulation of real-time data path
- Adapt tested DAQ path from InputFPGA
- Control path
- Write top level code for jet and summation algorithms
- Conversion in E_x and E_y possible in BlockRAMs (@ 80 MHz)
instead of LUT-based multipliers? (→ could save latency!)