Work with

Heidelberg Diagnostic Monitoring and Control

software

Scott Talbot Birmingham 31/01/2000

Status of software installation at Birmingham

Software needs the C++ Graphics User Interface packages QT and QWT from Troll Tech.

- QT installed
- QWT problem with installation

So HDMC cannot be installed yet. The software has been installed and runs properly at RAL and Heidelberg.

	HP-UX	Compiler	Library
RAL	10.20	14/03/99	Shared (.sl)
Heidelberg	10.20	15/3/98	Shared (.sl)
Birmingham	10.20	24/10/99	Archive (.a)

Hoping to sort out problem soon. Until then software is remotely run at RAL.

Work to date

So far the DSS and TTCvi registers have been added, but some problems found:

- HDMC crashes with "Segmentation fault" when DSS memory added (due to large amount of memory on the DSS?)
- One register content view does not work properly - can be worked round
- Other view does not always show what value means


Although it is possible to add new parts using the software, I find it quicker to edit the relevant text file which saves the part information.

Future work


- Install software at Birmingham
- Try to fix problems with software
- Test new modules with this software

<u>F</u> ile <u>P</u> arts <u>E</u> dit <u>H</u> elp				
save.parts	State	Attributes	Create	Assembler
+ DSS	accessible accessible accessible			Connections
				Quit

<u>File Parts Edit H</u> elp					
save.parts	State	Attributes		Create	Assembler
e dummy1	accessibl	e			
- DSS	accessib	e 000000			Connections
MotherID	accessibl	e 000000; DSS.MotherID			
MotherCR	accessibl	e 000004; DSS.MotherCR			
MotherSR	accessibl	e 000008; DSS.MotherSR			
DaughterID	accessibl	e 00000C; DSS.DaughterID			
DaughterCR	accessibl	e 000010; DSS.DaughterCR			
DaughterSR	accessibl	e 000014; DSS.DaughterSR			
Timing_Reg	accessibl	e 000018; DSS.Timing_Reg			
OffsetReg	accessibl	e 00001C; DSS.OffsetReg			
Pulse_Register	accessibl	e 000020; DSS.Pulse_Register			
Bit-error_Register	accessib	e 000024; DSS.Bit-error_Register			
VME-Revision	accessibl	e 000028; DSS.VME-Revision	÷ (Quit



<u>F</u> ile <u>P</u> arts <u>E</u> dit <u>H</u> elp			
save.parts	State	Attributes	Create Assembler
- dummy1	accessible		
+ DSS	accessible	000000	Connections
- TTCvi	accessible	100000	
CSR1	accessible	000080; TTC.CSR1	
CSR2	accessible	000082; TTC.CSR2	
SW_Reset	accessible	000084; Default16	
L1A-gen	accessible	000086; Default16	
Inhibit0	accessible	000094; TTC.Inhibit	
Inhibit1	accessible	00009A; TTC.Inhibit	
Inhibit2	accessible	0000A2; TTC.Inhibit	
Inhibit3	accessible	0000AA; TTC.Inhibit	
B-Go0_mode	accessible	000090; TTC.BGo_mode	
B-Go0_gen	accessible	000096; Default16	Quit





CSR1

Random trigger rate	h 0 1 Hz
Trigger	h O
Orbit signal select	
L1A FIFO full	
L1A FIFO empty	
L1A FIFO reset	
VME transfer pending	
BC delay	h
hex 0	
ead Write Option	ıs Help Close

CSR1

Random trigger rate	d 4 10 kHz
Trigger	[h2]
Orbit signal select	
L1A FIFO full	
L1A FIFO empty	
L1A FIFO reset	
VME transfer pending	
BC delay	b 0100
hex 44FA	
ead Write Option	ns Help Close