


Status of the RemFPGA

Dominique Kaiser

diploma student
KIP Heidelberg

Dominique.Kaiser@gmx.net
dkaiser@kip.uni-heidelberg.de







Contents

- _ What am I talking about...
- _ Interfaces of the RemFPGA
- _ Suggested usage of VME and PipelineBus
- _ Compression and bandwidth considerations
- _ Current status of the RemFPGA
- _ Conclusions
- _ Questions & (hopefully) Answers...






What am I talking about...







What am I talking about...





What am I talking about...






Interfaces of the RemFPGA

- 32 serial - 2 to each MCM / PPrASIC
- 1 I2C - connected to all 16 MCMs (Phos4 chip)
- 4 SPI - 1 to each Analog Input Board (4 MAX529 DACs on each)
- 1 VME - connected to VME CPLD ("easy VME" interface)
- 1 PLBus - connected to backplane






Serial interface

- _ Used for all PPrASIC configuration
- _ Used for PPrASIC ReadOUT
- _ Used for ReadBACK of Histogramms and Rate-meter information
- _ Custom 13Bit protocol
- _ Controled by RemFPGA
- _ 4 data lines (In, Out, Clk, Frame)
- _ All data lines are differential






I2C interface

- _ Used only to configure Phos4 on MCMs
- _ 2 data lines (SDA, SCL)
- _ Data is only written to Phos4, not read
- _ Slow I2C bus speed – 100kbps
- _ Used I2C VHDL-code from OpenCore.org
- _ Controlled by RemFPGA (I2C master)





SPI interface

- _ Used only to configure DACs on AnIn
- _ 3 data lines (Data, Clk, CS)
- _ Very simple serial shift protocol
(multiple devices are daisy-chained)
- _ Data is only written, not read
- _ Controlled by RemFPGA (data source)






“easy VME” interface

- _ No real VME bus interface at all
- _ Connected to VME CPLD
- _ 60 data lines (32Data, 22Address, Sel1, Sel2, DS, RW, RDY, Interrupt)
- _ Can access all RemFPGA interfaces
- _ Can access RemFPGA registers directly
- _ For data input/output a FIFO scheme is used (i.e. no memory address scheme)







PipelineBus interface


- _ Connected via backplane to the previous and next module in the crate
- _ 72 data lines (34Data, Parity, Clk)
- _ Can access all RemFPGA interfaces and internal registers
- _ Controlled by ROD (RemFPGA is slave)
- _ 60MHz clock -> 240 MB/s





Details of serial interfaces






PipelineBus interface

- _ Intended for PPrASIC ReadOUT data
- _ Data bandwidth of 240 MB/s just fast enough for ReadOUT, but nothing else
- _ Use PipelineBus for ReadOUT only
- _ Use VME for config and status analysis
- _ Use VME for Histogramm and Rate-meter






VME Interface

- _ VME and PipelineBus offer the same commands and functionality
- _ Too slow for ReadOUT data of 8 PPMs
- _ Fast enough for ReadOUT data of 1 PPM
- _ Much easier to access registers via VME than via PipelineBUS
- _ Interrupt available






Bandwidth and compression

- _ 100kHz (75kHz) L1-Accept rate
- _ 1 BCID sample per channel (8+3 Bits)
- _ 5 (3) RAW samples per channel (10+1)
- _ Flag bits per channel (5 – 13 Bits)
- _ Flag bits per PPM (8 - 16 Bits)
- _ PipelineBus commands and idle cycles





Bandwidth and compression

Data type	Bits	Multiplier	Total Bits	Compress	MB/s	MB/s
BCID Sample	8	512	4096	2	48.83	24.41
BCID Algorithm	3	512	1536	1	18.31	18.31
RAW Sample	50	512	25600	2.2	305.18	138.72
RAW Ext BCID	5	512	2560	1	30.52	30.52
Flags (per channel)	1	512	512	1	6.1	6.1
Flags (per PPM)	18	8	144	1	1.72	1.72
PBus (per PPM)	32	8	256	1	3.05	3.05
PBus (per ROD)	384	1	384	1	4.58	4.58
Data rate: 100 kHz			35088	1.84	418.28	227.41


100 kHz L1-accept rate

- (1:5) - 227.41 MB/s
- (1:3) - 171.92 MB/s
- (1:0) - 58.17 MB/s

75 kHz L1-accept rate

- (1:5) - 170.56 MB/s
- (1:3) - 128.94 MB/s
- (1:0) - 43.63 MB/s





Changes since RAL meeting

100 kHz L1-accept rate

- (1:5) - 227.41 MB/s
- (1:3) - 171.92 MB/s
- (1:0) - 58.17 MB/s

75 kHz L1-accept rate

- (1:5) - 170.56 MB/s
- (1:3) - 128.94 MB/s
- (1:0) - 43.63 MB/s

100 kHz L1-accept rate

- (1:5) - 275.38 MB/s
- (1:3) - 207.68 MB/s
- (1:0) - 106.14 MB/s

75 kHz L1-accept rate

- (1:5) - 206.53 MB/s
- (1:3) - 155.76 MB/s
- (1:0) - 79.61 MB/s





Bandwidth and compression Consequences

_ PipelineBus

- _ 40MHz _ 160MB/s
- _ **60MHz _ 240MB/s**
- _ 80MHz _ 320MB/s


_ ROD

- _ Data rate doubled _ FPGA speed issues ?

_ S-LINKs

- _ Two double-rate links needed (2x 128MB/s)
- _ Consequences for DAQ (storage, speed, etc.) ?






State of RemFPGA verilog code

- _ Serial interface - done
- _ I2C interface - done
- _ SPI interface - done
- _ PipelineBus - done
- _ VME Interface - nearly
- _ Compression & error check - done
- _ Control logic, registers, etc. - done
- _ Testing of code - nearly






Conclusions

- _ 1 BCID : 5 RAW now possible at L1-rate of 100kHz
- _ RemFPGA is basically done
- _ Place and Route done
- _ Back-anno. timing analysis done
- _ FPGA Resources (Virtex 1000E)
 - approx. 40% of CLBs
 - approx. 90% of internal SelectRAM (88 of 96)
- _ Now hard at work writing the documentation
- _ To be done (by someone else): ROD FPGA code





Questions & Answers

