Murrough Landon – 14 March 2002

http://www.hep.ph.qmul.ac.uk/~landon/talks

Overview

- Rack Allocation Meeting
- Cables and latency
- Receiver/PP layout and cabling?

Proposed Niveau 1 and Niveau 2 Layout

- Trigger rack layout presented (and accepted) at the recent rack allocation meeting.
- CTP is now very central (NB CPM/JEM racks swapped to match compared to Philippes document).
- Our allocation includes the requested gaps and spare racks.



Cable Lengths

- Signal cables (holes to outer Receivers): 7m (NB plus length from detector to holes)
- Receiver to PPMs: 5m

(assumes rack layout shown and most direct route across the front of the racks)

- LVDS cables from PPMs to CPMs/JEMs: 11m
- InterCMM cables: 3m

(assuming under the floor, 1m via hole between racks)

- CMM to CTP: 7m
- Total: 33m
- More details at:

http://www.hep.ph.qmul.ac.uk/~landon/atlas/racks
http://www.hep.ph.qmul.ac.uk/~landon/atlas/racks/racklayout.html

RX/PP Rack Layout

- All layouts have shown two receiver racks next to two PP racks.
- If we abandon any attempt to have PP crates arranged in phi quadrants (simplifies the RX-PPM cabling as Paul would like) then why not intermingle RX and PP racks?
- Easiest if PP crates (mostly) follow layout of RX crates.

- We are supposed to document our cabling, including that between Receivers and PPMs.
- How should we handle the awkward cables in the barrel/endcap transition regions in EM and hadronic layers?
- If implemented as cables we need 72 cables with three "ends" and 8 cables with nine "ends"! (Plus 360 standard cables).
- 5U space above each crate was requested for cabling (64 1.3cm diameter cables per crate, bending radius >10cm)
- Patch panels would need 3 connectors per slot per rack: 6U?
- Present layout has 8U spare per rack at the bottom.

RX and PP racks: EM

Receiver rack: EM

Receiver crate: EM Barrel

	Quad	lrant 1			Quad	rant 2			Quad	lrant 3			Quad	rant 4	
1A	1B	1C	1D	1A	1B	1C	1D	1A	1B	1C	1D	1A	1B	1C	1D
2A	2B	2C	2D	2A	2B	2C	2D	2A	2B	2C	2D	2A	2B	2C	2D
3A	3B	3C	3D	3A	3B	3C	3D	3A	3B	3C	3D	3A	3B	3C	3D
4Ab	4Bb	4Cb	4Db	4Ab	4Bb	4Cb	4Db	4Ab	4Bb	4Cb	4Db	4Ab	4Bb	4Cb	4Db

Patch panel: EM Barrel/Endcap transition

F	Patch P	Panel	Q1	P	atch F	Panel	Q2	P	atch F	Panel	Q3	P	atch F	Panel	Q4
4At	4Bb	4Cb	4Db	4Ab	4Bb	4Cb	4Db	4Ab	4Bb	4Cb	4Db	4Ab	4Bb	4Cb	4Db
4A	4B	4C	4D	4A	4B	4C	4D	4A	4B	4C	4D	4A	4B	4C	4D
4Ae	4Be	4Ce	4De	4Ae	4Be	4Ce	4De	4Ae	4Be	4Ce	4De	4Ae	4Be	4Ce	4De

Receiver crate: EM Endcap

C	Quad	rant 1			Quac	Irant 2			Quad	drant 3			Quad	drant 4	ł
4Ae 5	5A	5C	7AB	4Ae	5A	5C	7AB	4Ae	5A	5C	7AB	4Ae	5A	5C	7AB
4Be 6	6A	6C	7CD	4Be	6A	6C	7CD	4Be	6A	6C	7CD	4Be	6A	6C	7CD
4Ce 5	5B	5D	8AB	4Ce	5B	5D	8AB	4Ce	5B	5D	8AB	4Ce	5B	5D	8AB
4De 6	6B	6D	8CD	4De	6B	6D	8CD	4De	6B	6D	8CD	4De	6B	6D	8CD

Preprocessor rack: EM

Preprocessor crate: EM Barrel

	Quad	drant 1			Qua	drant 2	2		Qua	drant 3	3		Quad	drant 4	1
1A	2A	ЗA	4A	1A	2A	ЗA	4A	1A	2A	ЗA	4A	1A	2A	ЗA	4A
1B	2B	3B	4B	1B	2B	3B	4B	1B	2B	3B	4B	1B	2B	3B	4B
1C	2C	3C	4C	1C	2C	3C	4C	1C	2C	3C	4C	1C	2C	3C	4C
1D	2D	3D	4D	1D	2D	3D	4D	1D	2D	3D	4D	1D	2D	3D	4D

Patch panel: PPM7 sparsification

P	atch	Q1	Pa	atch (Q2	Pa	atch	Q3	Pa	atch (Q4
7AB	7A	7B	7AB	7A	7B	7AB	7A	7B	7AB	7A	7B
7CD	7C	7D	7CD	7C	7D	7CD	7C	7D	7CD	7C	7D

Preprocessor crate: EM Endcap

Q	uadra	nt 1	Q12	Q	uadra	nt 2	Q	uadra	nt 3	Q34	Q	uadra	nt 4
5A	6A	7A	8AB	5A	6A	7A	5A	6A	7A	8AB	5A	6A	7A
5B	6B	7B	8CD	5B	6B	7B	5B	6B	7B	8CD	5B	6B	7B
5C	6C	7C	8AB	5C	6C	7C	5C	6C	7C	8AB	5C	6C	7C
5D	6D	7D	8CD	5D	6D	7D	5D	6D	7D	8CD	5D	6D	7D

RX and PP racks: Hadronic

Receiver rack: Hadronic

Receiver crate: Hadronic Barrel (Tiles) Quadrant 4 Quadrant 2 Quadrant 3 Quadrant 1 1C 1D 1B 1C 1D 1C 1D 1B 1A 1A 1B 1B 1C 1D 1A 1A 2C 2D 2A 2B 2C 2D 2B 2D 2D I2A 2B 2A 2C 2A 2B 2C 3C 3D 3A 3B 3C 3D 3A 3B 3C 3D 3B 3A 3B ЗA 3C 3D 4Ab 4Bb 4Cb 4Db 4Ab 4Bb 4Cb 4Db 4Ab 4Bb 4Cb 4Db 4Ab 4Bb 4Cb 4Db

Patch panel: Hadronic Barrel/Endcap transition

F	Patch Panel Q1 IAb 4Bb 4Cb 4D				P	atch F	anel	Q2	P	atch F	anel (23	P	atch F	anel (Q4
4Ab	4B	b	4Cb	4Db	4Ab	4Bb	4Cb	4Db	4Ab	4Bb	4Cb	4Db	4Ab	4Bb	4Cb	4Db
4A	4B		4C	4D	4A	4B	4C	4D	4A	4B	4C	4D	4A	4B	4C	4D
		4G	Q1			40	Q2			40	23			40	ຊ4	

Receiver crate: Hadronic Endcap/FCAL

Q*	Q	uadra	nt 1	Q	uadra	nt 2	Q	uadra	nt 3	Q	uadra	nt 4	FC/	ALEM/	/Had
4Q1	5A	6A	7AB	9A	9Ax	9Ay									
4Q2	5B	6B	7CD	9B	9Bx	9By									
4Q3	5C	6C	8AB	9C	9Cx	9Cy									
4Q4	5D	6D	8CD	9D	9Dx	9Dy									

Preprocessor rack: Hadronic

Preprocessor crate: Hadronic Barrel (Tiles)

	Quad	drant 1			Quad	drant 2	2		Qua	drant 3	3		Quad	drant 4	1
1A	2A	ЗA	4A	1A	2A	ЗA	4A	1A	2A	3A	4A	1A	2A	ЗA	4A
1B	2B	3B	4B	1B	2B	3B	4B	1B	2B	3B	4B	1B	2B	3B	4B
1C	2C	3C	4C	1C	2C	3C	4C	1C	2C	3C	4C	1C	2C	3C	4C
1D	2D	3D	4D	1D	2D	3D	4D	1D	2D	3D	4D	1D	2D	3D	4D

Patch panel: PPM7 sparsification and FCAL merging

Patch Q1	Patch Q2	Patch Q3	Patch Q4
7AB 7A 7B	7AB 7A 7B	7AB 7A 7B	7AB 7A 7B
7CD 7C 7D	7CD 7C 7D	7CD 7C 7D	7CD 7C 7D
9Ax 9Ay <mark>9Ah</mark>	9Bx 9By 9Bh	9Cx 9Cy 9Ch	9Dx 9Dy 9Dh

Preprocessor crate: Hadronic Endcap/FCAL

F/E	Q	uadra	nt 1	Q12	Q	uadrai	nt 2	F/H	Q	uadrar	nt 3	Q34	Q	uadra	nt 4
9A	5A	6A	7A	8AB	5A	6A	7A	9Ah	5A	6A	7A	8AB	5A	6A	7A
9B	5B	6B	7B	8CD	5B	6B	7B	9Bh	5B	6B	7B	8CD	5B	6B	7B
9C	5C	6C	7C	8AB	5C	6C	7C	9Ch	5C	6C	7C	8AB	5C	6C	7C
9D	5D	6D	7D	8CD	5D	6D	7D	9Dh	5D	6D	7D	8CD	5D	6D	7D