

CP VHDL Model at Birmingham


History

- Early this year B'ham people were interested to have the VHDL CP chip code
- Because the code is still not frozen, James issued a model of the code without access to the source code but...
- ...still able to perform simulation and read internal signals
- Take a while to make it run locally: need new machine, updating/upgrading and write a local test bench


CP chip testbench

- Test bench already exist from previous simulation test but only at the start of the Serialiser
- B'ham test bench deals directly with the CP Chip input (108 pins of BCmux Data)
- It need in input 2 files generated by Steve:
 - Threshold data
 - BCmux data
- Test bench is working and results agree with Steve expected results
- Checked for a couple of values, thinking generated output file and cross checked all values

Latency



RoI L
HIT



General Comments

- Latency:

	Total
– BC D-Mux: 2 ticks	2
– Cp algo: 3 ticks	5
– Rol: 1 ticks	6
- Learn more bits of VHDL coding
- Have to change my VME access of my own VHDL code to match the CP protocol
- Takes 30 min to do the calibration, i.e simulated 358 μ s

Next Steps

- Steve will generate more test vectors and investigate some interesting cases
- Insert CP chip with ROC and Hit merger blocks
- Double check H/W testing
- debugging