

CPMtestplans

LowlevelH/Wtesting

TTCdec	JTAG Tester	Crate	TCM	VMM	CPU	PC	DSS	CMM Slot Adapter	Slow LVDS DB	Fast LVDS DB	CPM	ROD
1		1										

- Checkincomovingvoltages
- Internalsupplyplane
- DC/DCwithinspecs.
- Currentconsumption...

Basic VMEaccess

- VMEcontroller:R/WmotherID,...
- TTCrx access
- DCS

TTCdec	JTAG Tester	Crate	TCM	VMM	CPU	PC	DSS	CMM Slot Adapter	Slow LVDS DB	Fast LVDS DB	CPM	ROD
1		1	1	1	1	1						

CPchiptest-partI

- Playbackmemory(TTCcontrolled)+ScanPathF/W:
 - Timing:testvectorsusedforGTMtest,128eventsstoredinDPRAM
 - Connectivity:simplepatterninDPRAM(00000001...)trackdowntoeach pininput
 - testvectorsusedforGTMtest
- BC-mux scheme
- “Pseudo”RealTimeDatafromDPRAMtestedwithCMM emulatormountedon backplane(1slotted)-Hitblock algorithmtested.
- More?Needdedicatedcardre-routingsignalsfromCPchipsvia backplane toCPchipundertest:CPalgorithmtested.

TTCdec	JTAG Tester	Crate	TCM	VMM	CPU	PC	DSS	CMM Slot Adapter	Slow LVDS DB	Fast LVDS DB	CPM	ROD
1		2	1	1	2	1	1	1	1			

Serialiser Algorithm

- BC-mux: data loaded in DSSSRAM and read back in the serialiser DPRAM

TTCdec	JTAG Tester	Crate	TCM	VMM	CPU	PC	DSS	CMM Slot Adapter	Slow LVDS DB	Fast LVDS DB	CPM	ROD
1		2	1	1	2	1	5			10		

CPAlgorithm-PartII

- Supplementary CPMs provided data to fully test CP algorithm via their playback memory or...
- ...by sharing DSS Source modules

TTCdec	JTAG Tester	Crate	TCM	VMM	CPU	PC	DSS	CMM Slot Adapter	Slow LVDS DB	Fast LVDS DB	CPM	ROD
1		2	1	1	2	1	5			10	2	

LVL1Signal-RealTimeData

With the addition of a ROD, L1 path is tested:

- ROCDQAQ
- ROC RoI
- BER measurement of RealTime and L1 path.s

TTCdec	JTAG Tester	Crate	TCM	VMM	CPU	PC	DSS	CMM Slot Adapter	Slow LVDS DB	Fast LVDS DB	CPM	ROD
1		3	1	1	3	1	6	1	1	10	2	1