Cluster Processor Module Status

S/W Status

- HDMC part file nearly ready for the CPM: need serialiser part
- Use SubModule structure for CpChip and SrlChip.
- Submodule for ROC? Hit?...not really necessary
- Register classes automatically generated with Regbuild: useful for Module Services

HDMC panel for 1 CPM

pm.parts	Init. State	Attributes	State String	Part
🗄 Dummy Bus	accessible		nn -	Assembler
CPMRegisters	accessible	0×000000		
CPMCpSubmodule	uninitialised	0×07000		Create Part
E CPChipRegisters	accessible	0×00		
				- View
				Crate
				Create Minu
				24. 5
				Courselland
				Connections
/iew Name				
				Help
				-
				Exit

HDMC Panel SubModule

Image: Dummy Bus accessible "" Image: Dependence of the control of the contr	Assembler Create Pa View
Image: CPMRegisters accessible 0x000000 "" Image: CPMCpSubmodule uninitialised 0x07000 "" Image: CPMCpSubmodule uninitialised 0x07000 "" Image: CPMCpSubmodule uninitialised 0x07000 "" Image: Chip[0:0]<0> uninitialised 0x7000 "" Image: Chip[0:1]<1> uninitialised 0x7800 "" Image: Chip[0:2]<2> uninitialised 0x8000 "" Image: Chip[0:3]<3> uninitialised 0x8000 "" Image: Chip[0:4]<4> uninitialised 0x9000 "" Image: Chip[0:5]<5> uninitialised 0x9800 ""	Create P: View
ps CPMCpSubmodule uninitialised 0x07000 "" D Chip[0:0]<0> uninitialised 0x7000 "" Chip[0:1]<1> uninitialised 0x7800 "" Chip[0:2]<2> uninitialised 0x8000 "" Chip[0:3]<3> uninitialised 0x8800 "" Chip[0:4]<4> uninitialised 0x9000 "" Chip[0:5]<5> uninitialised 0x9800 ""	Create Pa
	View
Image: Chip[0:1]<1> uninitialised 0x7800 "" Image: Chip[0:2]<2> uninitialised 0x8000 "" Image: Chip[0:3]<3> uninitialised 0x8800 "" Image: Chip[0:3]<3> uninitialised 0x8800 "" Image: Chip[0:4]<4> uninitialised 0x9000 "" Image: Chip[0:5]<5> uninitialised 0x9800 ""	View
	view
DS D: Chip[0:3]<3> uninitialised 0x8800 "" D: Chip[0:4]<4> uninitialised 0x9000 "" D: Chip[0:5]<5> uninitialised 0x9800 ""	
DS D Chip[0:4]<4> uninitialised 0×9000 "" D: Chip[0:5]<5> uninitialised 0×9800 ""	Crate
E Chip[0:5]<5> uninitialised 0x9800 ""	-
1 10 10 10 10 10 10 10 10 10 10 10 10 10	Create Vi
	2
É⊢Chip[0:7]<7> uninitialised 0×A800	
CPChipRegisters accessible 0x00 ""	Connectio
erf cpFwVR accessible 0x0; CPM.CpFwVR; Read/Write ""	
CpFwCR accessible 0x01; CPM.CpFwCR; Read/Write ""	
CpFwSR accessible 0x2; CPM.CpFwSR; Read/Write ""	
[View News]	
View Name	

F/W Status

- F/W need further work such as implemented F/W version...any rule?
- CP F/W code received: too big for our local PC...but manage to do some work
- Meanwhile, receive new PC faster and bigger RAM (800 MB)...but license problem. FlexIm (license manager) detect wrong host ID. Paul Hardy has been contacted.

VHDL simulation of CP algorithm

- Build a test bench:
 - to read F/W version and Control Register
 - generate calibration pattern for the timing calibration:1010010110100101...
- ...does not seem to give any satisfying results in both cases
- Need double check test bench with James
- Resolution used was ns , James ps
- Need to be tested with new PC...
- Future: why not thinking adding other F/Ws and simulate Srl + Cp + RoC + Hit + VME

H/W testing of CP algorithm of one CP chip

- Idea: plug a card near CPM under test and re-direct BP signals from others CP chips to provide missing signals to the CP chip tested.
- Problems: we need to access all the CP chips of the card to have all the signal required: timing is a problem
- Even tested half of the CP algorithm, 2x4 TT, required to populate nearly 3/4 of the PB
- A board will be build to at least read and check signals fanned out from a BP connector