## **CPM Prototype Hardware**

### Hardware Status (1.0)

- CPM#5
- G-Links
- TTCdec
- Jitter

### Next Version (1.5)

- Reminder
- Timescales
- Summary





ATLAS Level 1 Calorimeter Trigger UK Meeting



### Hardware Status (1.0)

### #1 - Assembled and fully working

**#2** - Assembled, but assembly defects with 4 CP FPGAs . Used for driving data onto backplane.

#3 - Assembled, but assembly defects with 5 Serialiser FPGAs.
Being used to test onboard CAN uC at RAL.
PCB Surface finish Tin , was Gold / Nickel
#4 - Assembled and fully working.

#5 - Assembled reworked and fully working...

**R. Staley** 

ATLAS Level 1 Calorimeter Trigger UK Meeting





A number of LVDS links were unstable. 24 RXs found to be of earlier revision. Now replaced , all LVDS links are now stable.

Problem with spurious (strange) VME response in RAL crate. Nature of fault suggests bad supply connection to CPLD, or fault within device. CPLD verifies OK.

CPLD reprogrammed and fault has dissapeared. CPLD package examined, no assembly faults. ?

**R. Staley** 

ATLAS Level 1 Calorimeter Trigger UK Meeting





G-Link TXs were unstable when CPMs placed together.

CPM (1.0) Vtt oscillation cured. G-Link TXs stable, but ...

Still a problem with Glink. RXs lose lock more frequently when: CPMs are adjacent L1As are sent

CPM (1.5) Vtt different circuit, isolated from 5V. G-Link Tx supply + extra filtering. Improved TTCdec.

**R.** Staley

ATLAS Level 1 Calorimeter Trigger UK Meeting



### TTCdec

### input waveform seems clean...





ATLAS Level 1 Calorimeter Trigger UK Meeting



#### CPM 40 MHz Clock out



#### 'Cycle-cycle' Jitter = 327ps p-p

**R. Staley** 

ATLAS Level 1 Calorimeter Trigger UK Meeting



### CPM Jitter measurements

|                   | 'Cycle-cycle' p-p / ps |
|-------------------|------------------------|
| TCM out (fp)      | 218                    |
| TTCdec in         | 273                    |
| <b>TTCdec out</b> | 291                    |
| PLL out (fp)      | 327                    |
| <b>GLink out</b>  | 218                    |



ATLAS Level 1 Calorimeter Trigger UK Meeting



### CPM Jitter measurements

|                   | @ 50ns p-p / ps | @ 1us p-p / ps |
|-------------------|-----------------|----------------|
| TCM out (fp)      | 218             | 564            |
| TTCdec in         | 273             | 853            |
| <b>TTCdec</b> out | 291             | 1218           |
| PLL out (fp)      | 327             | 1218           |
| GLink out         | 218             | 873            |

**R.** Staley

ATLAS Level 1 Calorimeter Trigger UK Meeting



### CPM Jitter measurements

|                   | @ 50ns p-p / ps | @ 1us p-p / ps |
|-------------------|-----------------|----------------|
| TCM out (fp)      | 218             | 564            |
| TTCdec in         | 273             | 853            |
| <b>TTCdec</b> out | 291             | 1218           |
| PLL out (fp)      | 327             | 1218           |
| GLink out         | 218             | 873            |



### TTCdec on present CPM version:



#### **R.** Staley

ATLAS Level 1 Calorimeter Trigger UK Meeting



# **Reminder(1)**

CPM1.0 is a "Prototype module designed to production specification"

CPM1.5 is CPM1.0 with 'minor' changes.

Mechanical bracing CP chip calibration was removed Clock distribution tighter Signal layout improved.

Still a prototype. Not yet ready for production.

**R. Staley** 

ATLAS Level 1 Calorimeter Trigger UK Meeting



### **CPMs old & new**

Next version will be fully compatible with present hardware (CPM/CMM/TCM) CMOS I/O, GLink etc.

Existing FPGA Firmware can be used without modification on next version PCB.

One CPLD needs a minor change for it to work on both versions of PCB. All other CPLDs will remain the same.

**R.** Staley

ATLAS Level 1 Calorimeter Trigger UK Meeting



### **Reminder(2)**

### Firmware for CPM(v1.5)

CP FPGA needs an update to split the "Backplane FIO " clock from the "Hit merger" clock, ie decouple the input and output timings.

CP and Serialiser I/O eventually needs to be changed to SSTL2 levels.



ATLAS Level 1 Calorimeter Trigger UK Meeting



## **Timescales for CPM(v1.5)**

Layout was finished just before XMAS.

Gold or Tin plating ?

Assembly company to take responsibility for PCB

Thanks to Viraj, Tony ...

Contract for 2 Assembled CPMs (HAL Tin) placed (today?) with DDi.

Assembled CPMs expected mid-March.

**R. Staley** 

ATLAS Level 1 Calorimeter Trigger UK Meeting



### **Summary**

• CPMs (v1.0) #1 , #4 & #5 working well.

Need to understand problems with GLinks and TTC

• CPM (v1.5) layout finished. Expect delivery mid-March

To be debugged and tested by mid 2004.(FDR)

and finally...

**R.** Staley

ATLAS Level 1 Calorimeter Trigger UK Meeting



### **LVDS Source Module**



### LSM 6U VME format

6 layers, 7 BGA packages

# Can RAL Drawing Office help with library and layout work?

March / April would be useful.



ATLAS Level 1 Calorimeter Trigger UK Meeting





#### Tx FPGA simulation:

|   | clk       |  |
|---|-----------|--|
| ∞ | loadck    |  |
|   | sync      |  |
| ø | bitclock  |  |
| Ð | LVDS_TX0  |  |
| Ð | LVDS_TX1  |  |
| ∞ | LVDS_TX2  |  |
| ∞ | LVDS_TX3  |  |
| ø | LVDS_TX4  |  |
| Ð | LVDS_TX5  |  |
| Ð | LVDS_TX6  |  |
| Ð | LVDS_TX7  |  |
| Ð | LVDS_TX8  |  |
| Ð | LVDS_TX9  |  |
| Ð | LVDS_TX10 |  |
| Ð | LVDS_TX11 |  |
| ∞ | LVDS_TX12 |  |
|   | LVDS_TX13 |  |
|   | LVDS_TX14 |  |
| Ð | LVDS_TX15 |  |

### 16 LVDS channels @ 480Mb/s

#### **R.** Staley

ATLAS Level 1 Calorimeter Trigger UK Meeting



#### **R.** Staley

ATLAS Level 1 Calorimeter Trigger UK Meeting

