




The Digital Algorithm Processors for the ATLAS Level-1 Calorimeter Trigger




Samuel Silverstein, Stockholm University

For the ATLAS TDAQ collaboration





Acknowledgements

- The work presented here is a major collaborative effort among the member institutes in L1Calo:
 - UK: Rutherford Appleton Laboratory, University of Birmingham, Queen Mary, University of London
 - Germany: University of Heidelberg, Johannes Gutenberg University of Mainz
 - Sweden: Stockholm University
- Thanks to many collaborators whose work is included in this talk.
- NB: **Much more information and detail in conference proceeding and TNS submission**





ATLAS Trigger/DAQ






L1 Calorimeter trigger







Sliding window algorithms

Jet algorithm:




EM cluster algorithm:





Digital algorithm processors

- Two independent subsystems
 - Cluster Processor (CP)
 - Jet/Energy-sum Processor (JEP)
- These have evolved together
 - Common architecture, technology choices
 - In many cases, common hardware




Outline

- Common architecture
 - Input data links
 - Readout scheme
 - Slow control
- Hardware
- Production/commissioning experience
- Outlook (upgrade)




Input data links

- Technology: 480 MBaud serial links
 - National Instruments Bus-LVDS
 - 10 bits data @ 40 MHz + 2 sync bits
 - 11 m shielded parallel-pair cables for all links
- Jet/Energy-sum processor (2 crates)
 - 0.2×0.2 "jet elements" (9 bits + parity)
 - ~ 1400 links per crate
- Cluster processor (4 crates)
 - 0.1×0.1 "trigger towers" from PreProcessor (8 bits + parity)
 - ~2240 em and hadronic trigger towers per crate!
 - We exploit a feature of PreProcessor to halve the number of links needed in CP (to ~1120)





PreProcessor digital filter





Peak finder

No consecutive non-zero values!




Used to identify bunch crossing of pulse






BC Multiplexing (BCMUX)


- Two neighboring trigger towers paired on one link
- On **non-zero tower**, **two** consecutive words
 - energy (8b)
 - parity
 - BCMUX disambiguation
- JEP cannot use BCMUX
 - 4-tower sums
 - full BC not necessarily followed by an empty one



Readout


- Optical fiber with HP/Agilent G-Links
 - Up to 20 parallel bits of user data at 40 MHz
 - Readout encoded in parallel bitstreams
 - Data Available (DAV) bit flags new readout frame arriving at ROD
 - Example: 84-bit CPM DAQ readout frame:









Slow control

- ATLAS DCS uses CANbus to monitor crate temperatures, voltages, etc.
- Module-level monitoring in L1Calo
 - Internal CANbus on crate backplane
 - Fujitsu microcontroller with 10-bit ADC on each board
 - FPGA temperatures
 - voltages, currents, etc
- One microcontroller provides bridge between internal CANbus and DCS




Jet and CP hardware




Cluster Processor Module (CPM)

Merging Processing Input Backplane connector


- Input Stage:
 - 20 FPGAs (XCV100E)
- Processing Stage:
 - 8 FPGAs (XCV1000E)
- Merging Stage:
 - 2 FPGAs (XCV100E)
- 18 layer PCB, minimum feature size 0.003"







CPM real time data path


Merging Stage Processing Stage Input Stage







Readout






Control and Monitoring






Jet/Energy Module (JEM)


- Input Stage:
 - 16 6-channel LVDS deserialisers (SCAN921260)
 - 20 FPGAs (XC2V1500)
- Processing Stage:
 - 2 FPGAs (XC2V3000)
- 14-layer main board with most functionality on daughter modules






Jet/Energy Module (JEM)


(conceptual drawing)






Results merging


- Two modules in each crate
 - EM, hadron clusters
 - Energy sums, Jets
- One crate performs system level merging




Common Merger Module





- One multi-purpose module does cluster, jet or energy-sum merging
- Xilinx System ACE used to automatically load correct firmware based on geographic address





Processor backplane

1148 pins per slot




18 layers, 8 signal layers:

2 environment sharing:

4 results merging:


2 TTC fanout:




Reduced VME bus

Backplane hardware


- Vertical stiffening bars provide
 - Rigidity against inject/eject forces ($\sim 450\text{N}$)
 - Mount points for cable retention, LV bus bar hardware
- Rear transition modules for CMM-to-CMM cabling






Other backplane features

- Reduced VME bus (VME--)
 - Constrained by limited pin count
 - A24D16 slave cycles
 - 3.3V levels
- Extended geographic addressing
 - Position in crate
 - Which crate in system (set by rotary switch)




Fully cabled rack (JEP)

LVDS input
link cables




CMM-CMM
merging
cables




Other modules

- Common ROD for DAQ and ROI readout
 - FPGA based (XC2VP20)
 - Many different firmwares to process different readout formats
 - System ACE + geographic addressing used
- Timing and Control Module (TCM)
 - Distribute TTC signal
 - Bridge between DCS and internal CANbus
 - VME display
- Clock Alignment Module (CAM)
 - Phase measurement between crate and module clocks
 - important for timing-in of CP




Summary - things learned

- Common architecture / hardware:
 - Saved much engineering/development/testing effort
 - Fewer types of module types/spares
 - Simplified software development
- Even conservative solutions come with costs
 - Many compelling reasons to use 400 Mbit/s LVDS, but resulting cable plant near limits of what was feasible
 - Parallel backplane with conservative design, but high pin counts caused own problems (insertion forces, vulnerable male backplane pins)
- Count on production delays!
 - Manufacturer related errors on many major system components



Outlook: LHC upgrade


- Two-phase LHC luminosity upgrade expected
 - Phase 1 (2014): $2\text{-}3 \times 10^{34} \text{ cm}^{-2}\text{s}^{-1}$
 - Phase 2 (2018): $10^{35} \text{ cm}^{-2}\text{s}^{-1}$
- Phase 1 has short time scale
 - no fundamental change to system, but
 - But would like to expand L1Calo capabilities
 - Topological triggers?
 - Identify overlapping features in CP and JEP?
- Q: Can we put feature positions in Level-1 real time data path for Phase 1?




Data merger transmission

- Transmission tests of longest merger lines
 - 2.5V CMOS levels
 - Parallel destination termination (~JEM)
 - Series source termination (~CPM)


Series terminated:




160
Mbit/s



Parallel terminated:





320
Mbit/s





L1Calo Phase-1 upgrade





Thank you for your attention!