



3-Aug-2004 Pilot Installation



Wireless Network Key for AirTgc Cern: Qubeley Byggzam

Tile Calo Web at Cern:

Test Beam Meeting 15:30

Martin Aleksa @ Cern
Pavel Davidik

Run at $\theta = 1.0 \pi$, e high eny, e lower energy.

$\theta = 1.1$
 $\theta = 0.8$

e^- at 50 & 100 GeV.
t 150.

2

Wednesday 4 - Aug - 2004

Computer in the test beam:

pctb-lv1c-ros01.atlhw.cam.ch

~~pctb-lv1c-ros01~~

cctb-lv1c01

172.29.120.101

02

.102

03

.103

Wireless TAC or

ssh lxcolo_daq@pctb.atlhw.cam.ch from lxplus

This actually connects to "pctbserv". Then can ssh to

SSHStarter needs HOME and DISPLAY


Hi \

HEPNIL32.pp.rl.ac.uk

Attenuation out SICHF each!

Connection of outputs from PIMs - thoughts

IN



Each of the 4 inputs takes 1 cable, with 9 active signals.

The most efficient pinning would be 9 consecutive channels, using 2 1/4 MCMs.

= 3 MCMs. This would produce 5 BCMuxed signals, 3 LVDS wafers,

so 2 cable bundles (1 bundle = 2 cables/wafers).

For 3 input cables, 6 bundles for CPM.


The least efficient

For Jet 9 part jet elements. 1 cable bundle takes 4, so need 1 per input per input cable

So for 1 cable 6 bundles to CPM + 3 to Jet = 9.

overall need 18 bundles.

Cables existing: WD ~ 10 bundles
 UK ~ 20+



14 FE boards per tower Builder

16 cells in $\phi \times 54$ in η in Middle layer. These are the points at which LAr direct the beams - the middle layer captures most of the energy.

Week Meeting.

- Integration Status:
- Pixel ready to try with DAQ.
 - SET Computer + Rob Problem.
 - TMT Warmup Problem,
 - MAT } Integrated.
 - RPC }
 - LAr } Timing Studies ← Look to see cables signals.
 - Tile }
 - L1 RobBug coming into use
 - LIColo.

150 pV	40%	e^- in electron beam,	} Momentum is known to ~ 1%.
150	1%	e^-	
100	30%	e^+	
50	75%		
20	15%	in π beam (not e^- beam)	

Calorimetry knows that combined data run makes sense. Not clear if muon det gets known how to do this.

Total of 6 L1s: ID, Tile, LAr, Muon, LIColo, L1 Muon

CTP land: 104 - by R. Spiwoks

CTP-OUT has an output for 6 LTPs.

Test beam computing setup

Wireless : tgc, muon : inside firewall
 air tgc cen : outside firewall - needs key, see pl.

Access from outside.

- ssh to lxplus
- ssh l1calo-dag @ pctbatlgw.cern.ch

This takes you to the test beam server pctbsrv
 (Rathat 9) which should not be used for work

From here ssh to any other test beam machine:

pctb-lv1c-rosphi : our ROS PC

cttb-lv1c02 : will be PP crate

cttb-lv1c03 : RoD/TTC crate

cttb-lv1c04 : CP/JEP crate.

Default shell is tsh. Type bash to get usual L1Calo development setup.

6

1500 Testbeam Meeting (Beniamin et AL)

- Beam 1 hour since midnight, then since lunchtime.

- Pixel DAD removed - f. Invalid events.

- TRT - VME off means auto zero supp; Bytesbeam converter fail online.

Want to get back to Pixel + TRT together.

- Analysis problems with Athena: No online monitoring


Muons OK

Tilecal OK.

Event Filter - Drive problem prevents use of 2nd CPU on dual-CPU machines.

Server Problem - big overnight change to separate servers from laptops.

Previous home file system was server with wrong protocol. Corrected.



AFS CVS update doesn't work, even over SSH.

3 Programs: Debby, Day, & scan.

Program	Prio to Monitoring	Time
TRT		1530 - 1800
		18 - 20
Saday - Tom Nilsen		20 - 22
DAD		22 →

CVS off via SSH.

LI Cables MGs

Analy cables. 2 10m + mt are 20 to connect receivers to det.
Try to from patch to receivers.

LAr are 70m, Tile are 60m (+ extra).

Receivers have Type 1 boards.
No control on the gains. Need copy running labview.

PP: SRAM is OK. Control of Aric is OK.
- Still timing problem on Aric readout. (same as event readout),
S-link to ROD - 40 MHz crystal direct to S-link.
+ serial termination.

2 PPMs, 1 LCD all routed (not swapped) 30 MCM (at least 1)
2 RGTM electrical. (bad ADC)
All & Arin

Computing - concurrent boots.

want to study FAAC

CPM Mine.

JEM Confers from Flash OK.

CMs 2. Both have Esun up-to-date.
Rt has up-to-date cp
LH has jet up-to-date. / cp a bit out of date.

RODS/ROs. 4 RODs mostly connected. Sinks have some p.

TR ready to go. Clock cabled, but not centrally.
Bus cabled.

SIO/DSS coming.

online/Datads. All v/w built, late patches added.
VME h/w byteswapping. DF 10, Online 22.

We're always used both. They use test. Most type both.
Run plug-dq with test.

CVS - there's no AFS, ~~what~~ so use SSH.

History

[EM Sum
Had Sum

Programs

(a) Test PPM
(b) Rot of System

] Parallel

Computing setup

6 Sep 2024

Access from outside (only via laptops)

- ssh l1calo-dag @ pctbatlgrw (detector.2024)
 - server machine, dont use this from here, ssh to our machines. then type 'bash'

Computers and crates

pctb-lvic-rs01 = our POS PC

pctb-lvic-out02 = our desktop PC.

ctb-lvic02 : ROD crate : lvic02-cprod : PPM DAB, Ox500
 cprod1 : CPM DAB
 cprod2 : JOM DAB, ROI
 cprod3 : Neutral (EWS)

ctb-lvic03 : PPM crate : lvic03-ppm
 ppm1
 tem

ctb-lvic04 : CP/JEP crate : lvic04-fc
 cno : Energy, Geoid 0x4
 cml : CP, Geoid 0x9
 cprod : slot 9
 jend : slot 13

ctb-lvic06 : TTC crate : lvic06-ttvi
 - dss 6
 - dss 1

ctb-lvic05 : HD homebrew.

Databases

Test team setup has special versions of:

~/bin/onlinevc

~/bin/bashvc

~/l1calo/scripts/setupent.sh (set L1CALO_DB_PATH to /daqsoft area)

~/l1calo/dbfiles/dbfiles... /opt /makefile requirements } install database files to /daqsoft area. (via link from installed).

Common database area:

(= v3)

/daqsoft/databases/current/L1Calo

L1Calo specific

/combined

... for common partitions.

ROD Lv1c φ2	PROC Lv1c φ4	PPr Lv1c φ3
	TTC Lv1c φ6	

Weekly Meeting 8 - Sep - 2004.

- Day overnight but not a lot. Some problems with beam settings.

- Timing - S2, S3 relative to master trigger is stable to ~ 0.5 nSec.
TTC phase relative to master trigger is recorded.

- There are low rate calibration triggers - rate ~ 1 Hz.
[Tilecal Trigger type will include info if it's a calib trigger]

Detection: Pixel - small problems with noisy links.

Sci - no news.

CAp - Trigger tower studies still going on. Another 2 hours.

- Instability of reconstructed energy. Pedestal moves in run. Temperature effects.
avoid

Would like to unload so that temperature stays high?

- want to check coherent noise - short arch.

- SPARC debug.

Tile - OK

MDI - OK

RPC - Problem.

Home work and jobs regularly.

EF - crashing and also breaking LVL2.

Beam. + 180 GeV

γ scan, energy scan

15 - 18/9 - 250 GeV

18 - 19 - 20 GeV

20 - 21 - 10 GeV

22 - 29 - 1-9 GeV

29 - 5/10 - 250 GeV

5 - 12/10

13 - 19/10 1-9 GeV.

← Target to end debugging.

— Including some debug time

25 nSec

New magnet to move beam into lower building.

Offline. Relis on electronic log of LAr

- Can't start NDMC with concurrent.
- Without Homebrew, PPM turns off.
- Without TCM, all seem to work.

Jem links come up; CMM data links work. CMM Aol does not

CMM (I will look with electrical), rather with optical, PPM not bried.

PPM Measurements. - Power Supply.

- No dip in 5v (tn) at 4.7v)
- 3.3v on backplane. Dips to 2.5v for 65µsec

With concurrent removed, dip is down to about 3.0v which is above PPM cutoff threshold

Xavier de la BROISE labroise@cea.fr
Alain LE COQUIE lecoquie@cea.fr

1. Create. Send from HD.
check spec for concurrent.
Tag them Eric to check spec.
Remove MCMs in unused channels.
2. One PPM goes back to HD.
3rd PPM doesn't have DC-DC converter. How will.
3. MCMs.
Read to test MCMs.
14 return to HD, 16 stay here.
4. Reconnect Eric → PPSA.

Power Fluctuation with Homebrew: 3:2 down by 320mV
duration 30µsec

Day. Home is not backed up but again more stable.

MM Front Panel	①	Rem APGA (Green OK, Red error)
	②	LCD CP Drive
	③	LCD JEM Drive

Power OK	④	Not Used
Board Sel	⑤	Not Used
WAC = TTC Status 1	⑥	Not Used
TTC Status 2	⑦	Not Used

Expected Lights show ①

G-link Rx modification in ROD DB

Channel	Component	Pim
A	W10	13
B	W11	13
C	W10	1
D	W11	1


Channel D for ROD CPM DAP 1 changed Mod. ID # 6
 Channel B and D for ROD CMM 3 changed Mod. ID # 8

12th SEPTEMBER

LOGS CASING: - WE WANT:


CPM EM A			
CPM EM B	TO		
CPM EM C	"	JEM EM AB	TO
CPM EM D	"	JEM EM CD	"
CPM HAD A		JEM HAD AB	
CPM HAD B		JEM HAD CD	
CPM HAD C			
CPM HAD D			
↑ LOGICAL NAME	↑ ACTUAL CABLE	↑ LOGICAL NAME	↑ ACTUAL CABLE

By # LWS CASSES AT PPM R/D #
 (SEE FIGURE 16 IN PPM SPEC)



- CPM EM A
- CPM EM B
- CPM EM C
- CPM EM D
- CPM ~~EM~~ LAD A
- CPM LAD B
- CPM LAD C
- CPM LAD D


Go TO OBVIOUS
 PAGES LAJ CPM



- JEM EM AB
- JEM EM CD
- JEM LAD AB
- JEM LAD CD


Go to LEFT HAND
 (LOW ETA) UNITS
 IN JEM

WHAT THIS MEANS FOR CPM AND JEM:-




CPM
 CORE
 REGION


JEM
 CORE
 REGION



INDICATED
 DETECTOR
 & WIREMESH
 WITH REMOTE
 BOARD 1



= LWS CASSED, NO
 ANALOGUE INPUT (OR MEM)



= LWS AND ANALOGUE
 CASSED (WITH MEM)

DAC values for chan C/D of MCM 2.


DAC ₁₀	LVD ₁₀
128	123
2	262 ₁₀

Beam is 0.55 100 and 50 for e and π .
 Then 0.65 " "

DAC Values in MCM 1, Chan 4 w/ DAC.

DAC		MCMC	
FF	Freezes digital value from ADC at	3FF	2.254V
C ϕ	ADC pedestal + noise	3E6, 2E5	2.104V
80	" "	3B7	1.95V
40	Pedestal only	B ϕ '	1.8V
60	" "		
70	" "		
78	Ped + noise		
74	Ped + little noise		

So, don't understand (a) why minimum is B ϕ
 (b) why limit is so high it freezes at ~ E6 for DAC



So looks like

MCM 2, Chan A. Constant-value indep. of DAC setting. only 2 bits 3 ϕ C

DAC	Constant value	ADC	ADC
0	constant 3AE 3000C	0C0'0'	= 30
80			
A ϕ	2 ϕ E	0E0'E'2'	3A
B ϕ	00F	0F'0'	3C
C ϕ	30F	0F'3'	3F
E ϕ	211 + noise 110	11'2'	4B
F ϕ	012 no noise	12'0'	48
D ϕ	110	10'1'	41

This notation mean just 2 bits in the nibble

still MCM2 chan A.

$$\text{DAC } \phi_0 = \begin{matrix} 1.65 \text{ V} \\ \text{FF} & 2.246 \text{ V} \end{matrix}$$

Correct. Dynamic range 600 nV.

Homebrew Xilinx Initialisation Instructions.

ssh heidelberg@cctb-lvlcφ5
abhdarc

load database for this computer

sel PPM-FFA from PPMφ (which is PPM1 elsewhere)

LOAD

directory ~~ppmSeries~~ → Ucalo/ppmSeries/... /firmware/xcv1000e.bit
(for rem fpga)

Lcd_cp.bit

Lcd_jp.bit

Then load observe green lights

There is also a 'ppmwatch' program on homebrew

Decide to power down and on again.

- Start Run Control.

- Load Xilinx

- Check no reply mode in MCM1 all channels.

- Bypass BCMux in chan A/D.

- Load chan D with 60 - observe same FADC values as before (60).

∴ Reboot / Power down has not helped

13-Sep-2004.

Try to time calibrations relative to Beam.

LAr tripped off and no-one knews not main user.

Can't tell when a run is underway or not.

Beam vertically out of Coll.

3-o'clock Meeting.

Muxipi is integrated.

3 comb's stops 8-4-midnight. ~15 minutes.

Wednesday functional test start/stop repeated. MD 8-16.

Tilecal Voltages problem on Sunday.

Problems with IS with lots of history.


76731


Delay - Peak of tilecal pulse (π) to leading edge of LIA = $1.12 \mu\text{sec}$
 LAr pulse $1.17 \mu\text{sec}$

Res/DFM/SF1 Day experts: Louis Tremblat + Alina 71204.


Tilecal is $1.12 \mu\text{sec} = \frac{44.8}{29.12} \text{ clocks}$ before LIA.
 LAr $1.17 \mu\text{sec} = \frac{46.8}{29.12} \text{ clocks}$

Plan: Add 2 ticks to LAr to bring them in time.





Note on DAC and FAAC effects. Absolute voltages at FAAC input:



DAC: 1.7 to 2.15V (\sim 500mV range) 8 bits, 2mV/count.

FAAC: 10 bits obtained from 12. 10-bit is 1mV/count

14/9/04 Now at 20 GeV π^- (was 180 GeV yesterday).

Timing now: Tile A (LIA - pulse pk.) = 1.15 μ s
 leading edge = 1.16 μ s
 (diff cable length 7ns)

1500h Meeting.

cerenkov counter problem - access this am.
 Low-en π^- with some e^- (lead absorber).

YAT stand-alone request for 2 hours.
 SCT Rod F/w problem.
 MUCPI out.

Programme:

Today 0.35, 0.45, 1.1, 1.20 GeV. eat lunch 1 hour. 17:00 - Ending Midnight.

ϕ displacement - 0.2, etc γ scan e^- whole night -

Programme:	16:00 Wed	-250 GeV.	} $\eta < 0.8$.
	Mon 20	20 GeV.	
	21	-10	
	Wed 22	MD. then VLE (1-9).	

29-3 Oct $\eta > 0.8$, -250 GeV.

12-19 Oct 1-9 GeV.

Tilecal remains till 22 Nov. (earlier was planned).

- Jen & CPM readout is OK.
- Have seen

- Tile calib pulse is at same time as read pulse.

- Maki, LIA will read calib pulse.

} Tile.

Our 4pm meeting.

Priorities:

1. Find timing window for readout using histo - CPM
2. Set DAC to give FADC (8-bit scale) = 30. Set Lvl for offset of ~30.
- 1a In JEM, $\left\{ \begin{array}{l} \text{Find Pads} \\ \text{Sort out two dead links.} \end{array} \right.$
3. Activate BcID; check timing in histo CPM and JEM
4. Activate BCMUX; Recheck histo - peak should be 1 ticks later.


When second crate comes: work on readback of registers and mem.

Software: PPM config parameters: DAC, Phos 4, FIFO for ADC, latch edge, LVT.


PPM DAC SETTINGS TO ACHIEVE COUNT OF 30

MCM #		A	B	C	D
MCM #0	(0)				
MCM #1	(1)				
MCM #4	(4)	0xA4	0xA0	0xA5	0xA5
MCM #5	(5)	0xA7	0xAC	0xA8	0xA8
MCM #8	(8)				
MCM #9	(9)				
MCM #12	(12)				
MCM #13	(13)				

NIM logic used to gate LIA by spill:



PPM output to choose between A, B, C and D



6m HDTC Ppr SIF3 - channel AB:

A/D selected by 0/1

Ppr SIF3 - channel CD:

B/C selected by 0/1

EXPLICIT CURRENT CHANNEL MAPPING (15/9)

EM + HDTRONIC ARE THE SAME (PAR 0.05 SHIFT IN POLI)
(PLUS ADD 8 TO MCM NUMBER)

PPM MAPPING (EM)
0-0.1 0.1-0.2

PPM (AAD)
0-0.1 0.1-0.2

CPM
0-0.1 0.1-0.2

JFM

0-0.1	1B	1B	9C	9B	3,1	3,0	2,2
0.1-0.2	1D	1A	9D	9A	2,1	2,0	
0.2-0.3	0C	0B	8C	8B	1,1	1,0	0,2
0.3-0.4	0D	0A	8D	8A	0,1	0,0	
0.4-0.5	5C	5B	13C	13B	3,5	3,4	2,6
0.5-0.6	5D	5A	13D	13A	2,5	2,4	
0.6-0.7	4C	4B	12C	12B	1,5	1,4	0,6
0.7-0.8	4D	4A	12D	12A	0,5	0,4	


MCM num : cur num

CPM LOGIC
 $\eta : \phi$ (0.3, 0.5)

JFM LOGIC
 $\eta : \phi$

I have extended the logic to allow us to try to run independent of the main LIA; so 2 options now:

- (1) Normal LIA, but can be gated by a SPILL signal to avoid huge calibration signals. This was tested and works.
- (2) Scintillator coincidence (upstream of calor) independent of main DAQ, to allow setting up without interruptions, etc. This needs beam to be set up fully & tested.



- Upper LIA signal is controlled by main testbeam DAQ. Can be gated by spill if both inputs are switched in. LIA pulse is correct width, so "linear" output (i.e. not reshaped) is used.
- Lower LIA signal is not gated by DAQ. Delay has not been set yet - use knob on timing unit to put it at the same time as upper LIA at input to coincidence unit. (i.e. leading edge) NOT tested since no beam today!
- It is vetoed by our ROB busy - must check that this works ok.
- Output width is ~ 24 ns - must check this is ok.
- To make switching easy, I put both LIAs into ~~top~~ channel of coin. unit. Top switch selects spill-gated LIA, 2nd switch selects independent signal. DO NOT SELECT BOTH!
- Could put "independent" signal in coin. with a clock, and ~~use~~ set widths to only select signals at ~ 25 ns intervals if rate allows. I have not done this; it should be possible.

(Continued on A.39)

15/9: 2 O'clock Meeting

Program is High FTA (!) SCAN IN LAR.

High FTA = $0.9 \rightarrow 1.2$ IF NO THE SIGNALS

ASD WNR TO RECEIVE RECEIVERS TO SEE THESE

At Also 50, 100, 150 GEN TT'S LATER

High Energies 15/9 \rightarrow 20/9 (20 \rightarrow 250 GEN)

20 20/9 \rightarrow 21/9 20 GEN

THEN 10 GEN AND BELOW

REMOVED RECEIVER CASE TO GWR MORE ROOM FOR
NEW PDM CASE

AT THE SAME TIME, WE SWAPPED TO
REMAPING BANDS 1) 16.

WILL DETAIL CONNECTIVITY LATER

LAR CABLES WITH 2 TOWER BUILDERS

ISABEL SSB CABLES WTS: $0.1 \rightarrow 0.2$ P0
 $0.0 \rightarrow 0.1$ P15
 $-0.1 \rightarrow 0.0$ P3

15/9: NEW CABLEING REGIME

SEVERAL FACTORS HAVE CHANGED, INCLUDING CABLEING:


a) 2ND TOWER BUILDER

b) BEAM MOVED TO HIGH FTA ($0.9 \rightarrow 1.2$)


c) NEW REMAPPING BANDS (16) PREFERRED.

So I'D BETTER DOCUMENT THE DETAILS

IF ISABEL IS TO BE BELIEVED, CAR CARRIES ALL VSW:



PROPOSAL FOR RX GRATES



FOR LOW ETA BEAM, USE THE UPPER OUTPUTS OF THE RECEIVER

FOR HIGH ETA BEAM (NOW!), USE THE ~~CAR~~ LOWER OUTPUTS (NO SIGNAL FROM TILE)

SPECIAL PIN REMAPPING RESULT (A LA FROEDRICK FIGURE 4)

LAR:

	0	0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0	1.1	1.2	1.3	1.4
	0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0	1.1	1.2	1.3	1.4	1.5
-0.1 → 0	16	13	4	1	16	13	4	1	16	13	4	1	16	13	4
0 → 0.1	15	14	3	2	15	14	3	2	15	14	3	2	15	14	3
0.1 → 0.2	12	9	8	5	12	9	8	5	12	9	8	5	12	9	8

Rx OUTPUT A Rx OUTPUT B Rx OUTPUT C Rx OUTPUT D


TILE:

	0	0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8
	0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	1.0
-0.05 → +0.05	16	13	4	1	16	13	4	1	16
+0.05 → 0.05	15	14	3	2	15	14	3	2	15
0.05 → 0.15	12	9	8	5	12	9	8	5	12

Rx OUTPUT A Rx OUTPUT B Rx OUTPUT C


WHAT THIS MEANS FOR WHAT WE SEE IN PPM / COM / JEM.

EX FOR A PPM CAUSED LIKE THIS: -



PPM ^{FM} ~~HAD~~ PPM ^{HAD} ~~FM~~ CPM JEM

0 → 0.1	0A	0B	1A	8A	8B	9A	0,0	1,0	2,0	A	0,0	2,0	A
0.1 → 0.2	0D	0C	1D	8D	8C	9D	0,1	1,1	2,1				
0.2 → 0.3	3A	3B	2A	11A	11B	10A	0,2	1,2	2,2	B	0,2	2,2	A
0.3 → 0.4	3D	3C	2D	11D	11C	10D	0,3	1,3	2,3				
0.4 → 0.5	4A	4B	5A	12A	12B	13A	0,4	1,4	2,4	C	0,4	2,4	D
0.5 → 0.6	4D	4C	5D	12D	12C	13D	0,5	1,5	2,5				
0.6 → 0.7	7A	7B	6A	15A	15B	14A	0,6	1,6	2,6	D	0,6	2,6	C
0.7 → 0.8	7D	7C	6D	15D	15C	14D	0,7	1,7	2,7				



CPM LOGICAL
 ETA/PUI
 (0-3 / 0-15)

JEM LOGICAL
 ETA/PUI
 (0, 2, 4, 6 / 0, 2, 4, 6, 8, 10, 12, 14)

* NOTE THIS WOULD BE CORRECT IF THE JEM LN LIDS OUTPUT WERE SWITCHED TO THE CORRECT WAY ROUND - AS IT IS, THE PUI PINS ARE SWAPPED