CPMtestplans

LowlevelH/Wtesting

TTCdec	JTAG Tester	Crate	TCM	VMM	CPU	PC		Slow LVDS DB	Fast LVDS DB	СРМ	ROD
1		1									

- Checkincomingvoltages
- Internalsupplyplane
- DC/DCwithinspecs.
- Currentconsumption...

BoundaryScan-CPLD/FPGA configuration

- ThreeJTAGports:
 - ROC,VMEcontroller,I2C,hitand TTCrx
 - Twentyserialisers
 - EightCPchipsVMEinterface checke
- ScanbetweenVMEcontrollerand previousblocks

TTCdec	JTAG Tester	Crate	TCM	VMM	CPU	PC		LVDS	Fast LVDS DB	СРМ	ROD
1	1	1									

Clock

- Onboardclockoscillatorsarerunning
- Checkdistributionandqualityof40 MhZ with testpoints

TTCdec	JTAG Tester	Crate	ТСМ	VMM	CPU	PC	CMM Slot Adapter	LVDS	Fast LVDS DB	СРМ	ROD
1		1	1								

BasicVMEaccess

- VMEcontroller:R/WmotherID,...
- TTCrx access
- DCS

TTCdec	JTAG Tester	Crate	TCM	VMM	CPU	PC		LVDS	CPM	ROD
1		1	1	1	1	1				

CPchiptest-partI

- Playbackmemory(TTCcontrolled)+ScanPathF/W:
 - Timing:testvectorsusedforGTMtest,128eventsstoredinDPRAM
 - Connectivity:simplepatterninDPRAM(00000001...)trackdowntoeach pininput
 - testvectorsusedforGTMtest
- BC-mux scheme
- "Pseudo"RealTimeDatafromDPRAMtestedwithCMM emulatormountedon backplane(1slottested)-Hitblock algorithmtested.
- More?Needdedicatedcardre-routingsignalsfromCPchipsvia backplane toCPchipundertest:CPalgorithmtested.

TTCdec	JTAG Tester	Crate	TCM	VMM	CPU	PC	DSS		LVDS	СРМ	ROD
1		2	1	1	2	1	1	1	1		

Serialiser Algorithm

BC-mux:dataloadedinDSSRAMand readbackinthe serialiserDPRAM

TTCdec	JTAG Tester	Crate	TCM	VMM	CPU	PC	DSS	Slow LVDS DB		СРМ	ROD
1		2	1	1	2	1	5		10		

CPAlgorithm-PartII

- Supplementary CPMsprovidedatato fullytestCPalgorithmviatheirplayback memoryor...
- ...bysharingDSSSourcemodules

TTCdec	JTAG Tester	Crate	TCM	VMM	CPU	PC		CMM Slot Adapter	Slow LVDS DB		СРМ	ROD
1		2	1	1	2	1	5			10	2	

LVL1Signal-RealTimeData

WiththeadditionofaROD,L1pathistested:

- ROCDAQ
- ROC Rol
- BERmeasurementofRealTimeandL1 path.s

TTCdec	JTAG Tester	Crate	TCM	VMM	CPU	PC	DSS	CMM Slot Adapter	Slow LVDS DB		СРМ	ROD
1		3	1	1	3	1	6	1	1	10	2	1