

# Cluster Processor Modules Testing

Uk Meeting, Tuesday the 27<sup>th</sup> of April 2004

# Two New CPM have arrived: CPM1.5


New facilities:

- n Extra clock on CP chips
- n JTAG access on the front panel
- n Test-points on the front panel
- n Optical output
- n Extra Leds
- n Better handles




# On-Board Real Time Data Scan

n Old CPM : timing window  $< 3$  ns




n New CPM : timing window  $> 3$  ns




# On-Board Real Time Data Scan: per Chip

n Old CPM : timing window  $< 3.5$  ns




n New CPM : timing window  $> 4$  ns




# On-Board Real Time Data Scan: per Chip, with self-calibration

- n Previous plots:
  - n Timings of different pins were put by hand -> all pins have the same timing value
- n Plot below:
  - n Use calibration of James to set the timing of each individual pins->timing could be different from pin to pin
  - n Could see internal delay between group of serialisers, such as between Had and E.m.




# Backplane Real Time Data Scan

- n Old CPM : timing window < 1.5 ns




- n New CPM : timing window < 1.5 ns




- n No change!
- n Faulty pins on some chips

# Backplane Real Time Data Scan: per Chip

n Old CPM : timing window < 2.5 ns




n New CPM : timing window < 3 ns



-> New Cpm has a better timing window due to better signal quality

# Backplane Real Time Data Scan: per Chip, with self-calibration


- n Could see internal delay between serialisers, delays being as big as 2 ns
  - n Correspond to different lengths of track between serialisers



- n Thanks to an additional clock, might reduce the spread between serialisers by driving some CP chips pins coming from a serialiser with a different clock
  - n Need different F/Ws from CP chip to CP chip or
  - n Generic F/W with a register setting which clock to be used for the CP chips pins coming from the backplane





# CP chips modification



# New CPM : Algorithm test

- n Test with algorithm is working normally, on On-Board data
- n Backplane data instable due to some pins misbehaving
- n Lot of parity errors observed on those faulty Pins
- n At least 2 CP chips on CPM6 have faulty pins
  - Same location
  - Signal has been re-routed to testpoint: looks OK
  - Still need some investigation



# CPM1.5: Readout

- n No deterministic jitter observed!
- n Readout working correctly at B'ham
  - Need to shift the offset by 1
- n New CPM integrated successfully at RAL
  - Min. dead-time between DAV has to be increased
  - Work with old offsets
  - Optical output tested successfully

## Second CPM1.5 (CPM7)

- n Readout and On-board signals are OK
- n More CP chips with problems of back-plane pins I/O

# Next Integration Test at Ral

- n Testing parity behavior with new serialiser F/W from Tamsin
  - Implement similar modification in CP chip code
- n Testing parity/Bcmux bits swapping to accommodate PPM format
- n Testing CTP output: GIO rx card
  - Re-measure latency