Final Design Review - Check List

I ' I .	hai Design Review - Cheek List	
•	What is the maximum operating frequency	<u>50 MHz</u> ¹
•	What is the minimum operating frequency	<u>single step</u>
•	Master reset even if POR cell used	<u>yes</u> /no
•	Checked for bus contentions on power on	<u>N/A</u>
•	Does the circuit conforms to the vendors Design Guide lines	<u>yes</u> /no
•	Are there any 'non-standard' operating conditions	<u>ves</u> /no ²
	• internal clocking, gated clocks	
•	Have any compiled megacells used (DPRAMs, RAMs, Multipliers, etc)	<u>yes</u> /no
•	BIST included for compiled megacells	yes/ <u>no</u> ³
	• if no how to test memories, multipliers (fault coverage)	
•	Are there any long shift register or counters	<u>yes</u> /no ⁴
•	Use of any custom cells	<u>yes</u> /no ⁵
	• If yes then authorised by the vendor	<u>ves</u> /no
•	Has the circuit been compiled and simulated	<u>yes</u> /no ¹
•	Has it been functionally simulated to the maximum operating frequency	<u>ves</u> /no ¹
•	Simulated to show specification is met	<u>ves</u> /no ¹
•	Any changes to specification signed off	<u>ves</u> /no ⁶
•	DRC and LVS checks done on top level layout	yes/ <u>no</u>
•	Is the maximum junction temperature compatible with the de-rating	<u>ves</u> /no
•	Simulations done for checking race conditions (skew check)	<u>ves</u> /no
•	1000 ns interval simulations used for static tests	<u>N/A</u>
•	Timing analysis done	<u>ves</u> /no
•	Worst case simulations done (min max for set-up and hold time violation)	<u>ves</u> /no
•	Fan-out error messages cleared	None
•	Warnings have been cleared with the vendor	None
•	Internal scan paths used	<u>yes</u> /no
•	DRC checks done after scan path insertion	<u>yes</u> /no
•	Number of scan paths used compatible with the tester	<u>N/A</u>
•	Does the simulations use stimuli from the input pins	<u>ves</u> /no
•	Fault coverage of test vectors sufficient for known good dies for MCM	<u>yes</u> /no ⁷
•	Asynchronous inputs	<u>ves</u> /no
	Metastable proofing for asynchronous inputs	<u>ves</u> /no
•	Clock trees balanced	<u>ves</u> /no
٠	Output drivers compatible to external interfaces (Voh, Vol, Iol, Ioh)	<u>yes</u> /no
٠	Sufficient power and ground pins (for Core and for I/O)	<u>yes</u> /no ⁸
٠	Pad size and pitch compatible with standard wire-bond	<u>yes</u> /no
٠	Power dissipation compatible with the package	<u>yes</u> /no ⁹

Notes:

- 1. Not post-layout. Carry-out post layout before submission to manufacture
- 2. Gated clocks used need to check with simulations for glitches. Will be checked by internal review.
- 3. BIST not used, will be tested via the serial interface
- 4. There are long counters, scan registers will be used here for testing
- 5. Only custom cell is the temperature sensor
- 6. All changes to the original specification to be documented
- 7. Aim to reach 98%-99% fault coverage
- 8. Manufactures guide lines observed
- 9. Compatible with the MCM